Router Cache Processor Cache Controller
نویسنده
چکیده
The goal of the Alewife experiment is to demonstrate that a parallel computer system can be made both scalable and easily programmable. Scalability will be achieved through an architecture that allows the exploitation of locality. That is, for programs that display communication locality, scalable machines can o er proportionally better performance with more processing nodes. A program running on a parallel machine displays communication locality if the probability of communication with various nodes decreases with physical distance. Programmability will be achieved through automatic management of locality by a combination of hardware and software mechanisms.
منابع مشابه
The Intelligent Cache Controller of a Massively Parallel Processor JUMP-1
This paper describes the intelligent cache controller of JUMP-1, a distributed shared memory type MPP. JUMP-1 adopts an off-the-shelf superscalar as the element processor to meet the requirement of peak performance, but such a processor lacks the ability to hide inter-processor communication latency, which may easily become too long on MPPs. Therefore JUMP-1 provides an intelligent memory syste...
متن کاملA Novel Approach to Reduce L2 Miss Latency in Shared-Memory Multiprocessors
Recent technology improvements allow multiprocessor designers to put some key components inside the processor chip, such as the memory controller, the coherence hardware and the network interface/router. In this work we exploit such integration scale, presenting a novel node architecture aimed at reducing the long L2 miss latencies and the memory overhead of using directories that characterize ...
متن کاملNetwork Processor based Router and the Cache Design: Implementation and Evaluation
High performance routers are mostly implemented with network processors because of their software programmability, hardware computation power, and high bandwidth interface design. In this paper, a 5-dimensional packet classification algorithm based on the hierarchal binary prefix search is first implemented in IXP1200 network processor. Our classification implementation is faster and smaller th...
متن کاملThe Alpha 21364 network architecture
Advances in semiconductor technology have let microprocessors integrate more than a 100 million transistors on a single chip. The Alpha 21364 microprocessor uses 152 million transistors to integrate an Alpha 21264 processor core, a 1.75-Mbyte second-level cache, cache coherence hardware, two memory controllers, and a multiprocessor router on a single die, as Figure 1a shows. In the 0.18-micron ...
متن کاملHierarchical Bit-Map Directory Schemes on the RDT Interconnection Network for a Massively Parallel Processor JUMP-1
JUMP-1 is currently under development by seven Japanese universities to establish techniques of an e cient distributed shared memory on a massively parallel processor. It provides a memory coherency control scheme called the hierarchical bit-map directory to achieve cost e ective and high performance management of the cache memory. Messages for maintaining cache coherency are transferred throug...
متن کامل